Abstract
I. INTRODUCTION
Departing from microelectronic to Nanoelectronics, nowadays, is one of the promising and crucial areas in the field of Nanotechnology. Relevant obstacles rise up from this departing process could summarize in two main problems; first fabricating the structure and second is understanding and explaining the transport phenomena regarding to this device scaling down. Proximal probes such as the Scanning Tunneling Microscope STM and the Atomic Force Microscope AFM were originally developed to measure surface properties with atomic precision [1] .These method can be used for modifying or manipulating nanometer-scale regions of particular prepared surface [2] . This ability to modify and pattern surfaces has been implemented to fabricate the nano scale device with more accuracy than the Electron Beam Lithography (EBL). Electron-beam Lithography would be reaching the same kind of resolution with AFM method but during the process, highly energetic electrons are introduced in the devices and they can damage the crystalline structure of the silicon.
Furthermore, the pitch between the structures made by ebeam lithography is limited by proximity effects. The main advantage of AFM lithography is that it involves low energy electrons emitted in the near-field regime. This implies that the resolution is not affected by diffraction or proximity effects moreover it is a non-invasive technique [3] .We can really consider the AFM based nano-lithography as the serious alternative for top down method fabrication of nano device.
The first description of nanostructures fabrication by AFM lithography on SOI substrates was described by Campbell et al [1] . The refinements of this method, such as the oxidation in tapping mode [4] or the use of a pulsed tension on the tip [5] , have improved the lateral resolution of the structures designed. Later developments of this technique on SOI substrates are presented in Refs [6] .
Silicon oxide and metal thin film have been produced by AFM nanolithography via Local Anodic Oxidation (LAO) process [7] . For LAO patterning method, the oxide acted as a mask will grow on a chemically reactive substrate by the application of a voltage between a conductive AFM tip and a substrate surface. There is a threshold voltage at which the anodic oxidation started. The water molecules adsorbed on a substrate dissociates due to high electric field (E > 107 V/m) into fragments (e.g. H+, OH-and O2-) and acted as an electrolyte. There are some parameters that will influence the LAO patterning such as tip voltage, tip writing speed, humidity and oxidation time. These parameters have been study and prove that will influence the patterning process [7] .
The structures demonstrated in this context are fabricated on SOI substrate by using the contact mode AFM nanolithography followed by delicate two etching steps. The Buried Oxide (BOX) layer would be acting as an etch stop layer. Moreover, the use of SOI ensures high quality interfaces and reproducible electrical properties of the structures. We checked the electrical transport at room temperature is ruling by field effect due to lateral gate voltage.
II. FABRICATION
The junction less silicon nanowire transistor (SiNWT) was fabricated by Local anodic Oxidation AFM nanolithography in contact mode, using scanning probe microscope (SPM) machine (SPI3800N/4000). A conductive AFM tip (overall Cr/Pt coating tip) was used to make the oxidation pattern.
We have chosen the (100) p-type silicon-on-insulator (SOI) wafer, (SOITEC, 14-22 -cm, Boron doped). The upper Si thickness is 100 nm and BOX (Buried Oxide layer) is 200 nm with 6.25 µm bulk Silicon in the bottom. The SOI used was as-grown and not subjected to any heat treatment.
The modified RCA method used for cleaning process for ionic, heavy metallic, or organic contamination desorption. The last step of RCA method is using Hydrogen Fluoride (HF) acid to make passivating of the silicon layer and avoid contaminant and native oxide. The second step consists in the anodization of the Si-H surface under negatively biased AFM tip. Previous studies showed that there is a threshold voltage of 2.7 V [8] in order to break the Si-H bonding and make the LOA on the surface under the tip. A very important parameter is the humidity; we need to have a level of about 55-68%RH. The writing speed and applied tip voltage were held in 0.6 µm/s and 9.6 volt respectively. Scan speed was held in 1.0µm/s. Fig.1 shows the structure of the single gate junctionless SNWT. The oxide pattern will act as a mask for the wet chemical etching process. In this structure we tried to locate the channel near to the gate not in middle of the contacts due to lowering the gate leakage current which appeared in previous structures.
The good chemical contrast between the Si surface and the AFM oxide patterned proceed to successful etching step. For etching process, we used the aqueous KOH (Merck, p.a) [9] varies in concentrations from 10% wt. to 40% wt. All the samples were etched in that solution for 12 sec in 62 o C. Finally, we delicately removed the upper layer of mask oxide by very short time (5 seconds) Hydrogen Fluoride (HF) acid. Fig.2 shows the Scanning electron microscopy image of the structure after etching process. 
III. RESULT AND DISCUSSION
The electrical characteristic of the nano structure is measured by an HP4156c semiconductor parameter analyzer (SPA, Agilent) at room temperature. We extracted successfully the field effect behavior according to the Junction less nano-transistor structure [10] and I-V characteristic [11] . Fig.3 shows the I-V characteristic of the device under the negative gate voltage for the p-type channel. The length of the channel is 200 nm, the distance between the source and the drain is 3.5 µm, the width of channel is 110 nm and the thickness is 80 nm.
We can clearly observe the field effect under the lateral negative gate voltage regarding to the p-type channel. The experiment shows that the fluctuation of the number of dopant is not going to affect the electrical properties. We try to use the lowest rate of doping in order to avoid the scattering effect in charge transforming. Moreover, high doping silicon is very high-cost compare to cheaper low doping silicon. Hence, the low doping rate explains the low amount of current [12] .
The structure of our device, including the nanowire as the channel and two pads/contacts as the Source and Drain, is uniformly fabricated and doped with very low doping rate (10 15 -Boron doped p-type). Furthermore, the lack of conventional junctions between the channel and source and drain makes it more eligible to consider as the junction-less transistor. More explanation about resembling our device to junction-less nano transistor is well discussed in our last publication. Fig.4 . I-V curve for the sample after two weeks shows the strong hysteresis 1.0 V at room temperature associated to the native oxide layer above the structure.
Ionica et.al in [3] showed the hysteresis effect in fresh sample compare to old sample three weeks after fabrication. We checked the same condition for the structure after two weeks from fabrication. The measured hysteresis is 1.0 V due to the contribution of native oxide layer above the structure. " Fig.4 ," demonstrates the hysteresis effect for the sample at room temperature. Subthreshold swing also would be changed after this time due to the native oxide layer.
The subthreshold swing, SS, is defined as the inverse of the slope of the log of the drain current versus gate voltage below threshold. Typical bulk MOS transistors have a subthreshold slope on the order of 80 Τ , and the best trigate SOI transistors has SS of about 63 Τ which is close to the theoretical value of 60 Τ [13] . For our device, a subthreshold swing of about 200 Τ was estimated, because of air gap between the nanowire and lateral gates and the nanowire dimension. We used a model for thin SOI films which consider the potential contribution of the native oxide interface [14] , [15] :
, C gap is the capacitance of the air in the gap between channel and the gate, E F is the electric field at the Siair interface, t Si is the thickness of top silicon layer, C it1 is the capacitance due to the interface state density between the top silicon and the air, C it2 is the capacitance due to the interface state density between the top silicon and the native oxide.
Since for the case of fresh sample there is no native oxide we can consider C it2 =0 . For a top silicon thickness of 100 nm, width of 110 nm and gate gap of 100 nm using "(1)," gives; SS؆ 281 Τ .
IV. CONCLUSION
We fabricated the silicon nano-structure base of the AFM nano lithography on low doped SOI and measured the electrical propertyof the device at room temperature. The final structure was like junctionlees p-type SNWT with single lateral gate. We tried to check the reproducibility of the structure since its dimension is so small and for different sample might observe different electrical property and the device shows acceptable reproducibility. The field effect was observed and we showed the effect of the lateral gate voltage on I-V characteristic. Hysteresis effect was detected in structure for old sample (two weeks after fabrication) and the subthreshold swing was measured 281 mV /decade. The lack of conventional junction would enhance the function of the device and the carrier mobility [16] .
